Estimation of Signal Integrity Loss Through Reduced Order Interconnect Model
نویسندگان
چکیده
In the paper an infinitesimally small segment of an interconnect has been initially considered and modeled as a two-port network which in turn allowed the modeling of a long interconnect as the cascading of several such networks. After the model order reduction by Pade-approximation various signal integrity losses, such as delay, overshoot, undershoot or glitch, etc. are estimated analytically using the reduced order interconnect model and verified through experimental simulation. Moreover, a cross-talk model, based on an aggressor and a victim, is also considered later that will be useful to analyze the behavior of signal propagation on the aggressor line in presence of inductive as well as capacitive line coupling.
منابع مشابه
Test Pattern Generation Based on Predicted Signal Integrity Loss through Reduced Order Interconnect Model
At higher operating (GHz) frequency the interconnect wire does not behave like a simple metallic resistance but as a transmission line. This being the main reason for signal integrity losses in high frequency interconnect line. Signal Integrity (SI) losses in the interconnect wires are the disturbances coming out of their distributed nature of parasitic capacitances, resistances and inductances...
متن کاملTest Pattern Generation for Signal Integrity Faults on Long Interconnects
In this paper, we present a test pattern generation algorithm aiming at signal integrity faults on long interconnects. This is achieved by considering the effect of inputs and parasitic RLC elements of the interconnect. To enhance the performance of test generation process, model order reduction methodology is employed. This strategy significantly improves the simulation time with slight loss o...
متن کاملCircuit Model for Interconnect Crosstalk Noise Estimation in High Speed Integrated Circuits
At today’s speed requirements the passive and simple elements of a high speed design, the interconnects, PC boards, connectors and chip packages may contribute a significant part of the overall delay. These elements may cause glitches, resets, logic errors and other issues. As a result, signal integrity has become an increasingly significant problem in modern VLSI design. In order to deal with ...
متن کاملClosed form Delay Model for on-Chip VLSIRLCG Interconnects for Ramp Input for Different Damping Conditions
Fast delay estimation methods, as opposed to simulation techniques, are needed for incremental performance driven layout synthesis. On-chip inductive effects are becoming predominant in deep submicron interconnects due to increasing clock speed and circuit complexity. Inductance causes noise in signal waveforms, which can adversely affect the performance of the circuit and signal integrity. Sev...
متن کاملAnalytical Modeling of Crosstalk Noise and Delay for High Speed On-chip Global Rlc Vlsi Interconnects
With the advancement of high frequency in the VLSI technology, the modeling of the interconnections is much important as the performance of the electronics systems is limited by interconnect related failure modes such as coupled noise and delay. Exact estimation of on-chip signal delay through RC tree network is difficult. Inductance causes noise in the signal waveforms, which can adversely aff...
متن کامل